![]() ![]() Software tools and a library of commonly used algorithms are also proposed in this paper to provide a convenient framework for hardware generation and algorithm mapping. ![]() Using a set of heterogeneous reconfigurable execution units (RCEUS) and a homogeneous control mechanism, the proposed reconfigurable architecture achieves a large computational capability while still providing a high degree of. The development of multiple communication standards and services has created the need for a flexible and efficient computational platform for baseband signal processing. The coarse-grained Null Convention Logic based 8-point Fast Fourier Transform circuit, implemented in a built-in commercial 65 nanometers process cell library, is functionally correct compared to its synchronous equivalent and can work at the maximum frequency of 8 Megahertz. The asynchronous hardware implementation is based on Null Convention Logic design methodology, a Quasi-Delay-Insensitive asynchronous design paradigm that has accomplished important advancements in recent years. decimation-in-time Fast Fourier Transform algorithm development to the final asynchronous gate netlist implementation and verification. This paper presents and discusses a complete new asynchronous circuit design flow of an 8-point Fast Fourier Transform circuit, a common building block in digital signal processing applications, starting from the radix-2 8-point. ![]() Compared to its synchronous counterpart, asynchronous design potentially provides many advantages in terms of power consumption, execution speed, and circuit reliability. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |